

A Monolithic 2-V 950-MHz CMOS Bandpass Amplifier with A Notch Filter for Wireless Receivers

Chunbing Guo, Alan N. L. Chan and Howard C. Luong

Department of Electrical and Electronic Engineering
Hong Kong University of Science and Technology
Clear Water Bay, Kowloon, Hong Kong

Abstract - A fully-integrated 950-MHz bandpass amplifier for use in a wireless receiver is designed in a standard 0.5- μm CMOS process. A Q-compensation circuit is embedded to achieve a desired bandwidth of 25 MHz. Unbalanced g_m -cells are used to maximize the linearity. A notch filter is adopted to achieve an image rejection of 50 dB. A switchable-capacitor array is used to tune the center frequency over 100 MHz range. The amplifier measures a gain of 22 dB with an IIP3 of -17 dBm, a noise figure of 10 dB and draws a current of 25 mA from a 2-V supply.




Fig. 1. Use of the Proposed Bandpass Amplifier in a Wireless Receiver

I. INTRODUCTION

Typically, a heterodyne wireless receiver requires an image rejection of around 80 dB. Due to phase mismatch and amplitude mismatch, image-rejection mixers can provide only up to 30 dB image rejection. Another 50 dB image rejection should be provided by an RF bandpass filter. Off-chip SAW filters are excellent and normally used for this purpose, but they are bulky and cannot be integrated on the same chip. To save the power, to reduce the size, and to enable single-chip integration, on-chip RF bandpass filters with high image rejection are needed.

In this paper, a CMOS RF bandpass amplifier with a notch filter to be used in a wireless receiver, as shown in Fig. 1, is presented. This amplifier can provide an image

rejection of 50 dB and a gain of 22 dB for frequencies around 950 MHz with a narrow bandwidth of 25 MHz, which corresponds to a high Q of 38.

II. AMPLIFIER DESIGN

As shown in Fig. 2, the proposed bandpass amplifier includes two stages. The first stage is a cascode differential pair with inductive input matching [1] and an LC resonant tank as the output loading. Inductor degeneration is used to obtain the input matching because it can achieve better noise performance than $1/g_m$ or resistive termination. C_{gs} of the input devices are made as small as possible to minimize the noise figure [2].




Fig. 2. Schematic of the Proposed Bandpass Amplifier




Fig. 5. Miller Capacitor Used in Previous Design [3]




Fig. 6. Switchable-Capacitor Array Proposed for Frequency Tuning

the center frequency, as shown in Fig. 5. By tuning the g_m of the transistor, M_1 , the equivalent capacitance can be varied. However, extra noise is introduced from the transistor M_1 and the resistor R . In addition, M_1 degrades the overall linearity and consumes extra power.

To avoid these problems, a 5-bit binary-weighted switchable-capacitor array [4] is used in this design as shown in Fig. 6. The parasitic drain capacitor $C_{d0} - C_{d4}$ of the transistors limits the capacitance tuning range and therefore the frequency tuning range. To minimize the drain capacitance to achieve a maximum tuning range, donut transistors are used in realizing $M_0 - M_4$ [4]. With these transistors, a frequency tuning range of more than 100 MHz can be obtained. The turn-on resistors of $M_0 - M_4$ limit the overall Q of the capacitor array. To maximize the Q , a larger size for $M_0 - M_4$ is more desirable. However, the tuning range will be degraded due to the larger parasitic drain capacitance. To trade off between the Q and the capacitance tuning range, the size of transistors are properly set so that the overall capacitor can maintain a Q of 10. Because the noise is dominated by the low Q of on-chip inductor, which is about 2.5, the noise contribution of switchable-capacitor array is negligible. Moreover, their linearity is good, and they consume no DC power.




Fig. 7. Die Photo of the Complete Bandpass Amplifier

V. EXPERIMENTAL RESULTS

The complete bandpass amplifier has been fabricated in a standard 0.5- μm CMOS process. The die photo of the amplifier is shown in Fig. 7, and the chip area is 1.5 mm^2 .

The measured input matching, S_{11} of the amplifier is shown in Fig. 8. Due to the high parasitic capacitance of the gate inductor, the center frequency of the S_{11} is shifted to lower frequency. However, it can still achieve S_{11} of -10 dB at the desired frequency.

The measured frequency response of the complete 2-stage bandpass amplifier is shown in Fig. 9. With the enhancement from the notch filter, the amplifier can achieve a maximum image rejection of 50 dB at 140 MHz offset. The gain is measured to be 22 dB.




Fig. 8. Measured Input Matching, S_{11}




Fig. 9. Measured Frequency Response of the Amplifier




Fig. 10. Two-Tone Measurement of the Amplifier

The two-tone measurement result is shown in Fig. 10. Two input signals are located at 800 KHz away from each other. The IIP3 is measured to be -17 dBm. The noise figure is 10 dB, which is dominated by the low-Q on-chip inductors used for input matching. The measurement results are summarized in Table I.

VI. CONCLUSION

A monolithic 2-V RF bandpass amplifier with a notch filter to be used in wireless receivers is demonstrated. With the notch filter, the image rejection is achieved to be 50 dB, which is sufficient to eliminate the use of an off-chip image-rejection RF filter. The desired bandwidth of 25 MHz which corresponds to a high Q of 38 is achieved by compensating the loss of the on-chip inductors using negative g_m -cells. Unbalanced g_m -cells are used to maximize the linearity.

Fabricated in a 0.5- μ m CMOS process, the gain and the IIP3 are measured to be 22 dB and -17 dBm, respectively. With the switchable-capacitor array, the frequency tuning range is more than 100 MHz. The measured noise figure is

TABLE I SUMMARY OF MEASUREMENT RESULTS

Parameters	Performance
Technology	0.5- μ m CMOS
Gain	22 dB
Center Frequency	947 MHz
Bandwidth	25 MHz
Q	38
Image rejection	50 dB
IIP3	-17 dBm
NF	10 dB
V_{dd}	2 V
Current	25 mA
Chip Area	1.5 mm ²

10 dB, which is dominated by the loss due to the on-chip inductors for the input matching. The amplifier consumes a total current of 25 mA from a 2-V single supply and occupies a total chip area of 1.5mm².

REFERENCES

- [1] Derek K. Shaeffer, Thomas H. Lee, "A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier", *IEEE Journal of Solid-State Circuits*, Vol. 32, No. 5, pp 745 - 759, May 1997.
- [2] Giovanni Girlando and Giuseppe Palmisano, "Noise Figure and Impedance Matching in RF Cascode Amplifiers", *IEEE Transactions on Circuits and Systems*, Vol. 46, No. 11, pp 1388 - 1396, Nov. 1999.
- [3] David Leung and Howard Luong, "A Fourth-Order CMOS Bandpass Amplifier with High Linearity and High Image Rejection for GSM Receivers", *Proceedings of IEEE International Symposium on Circuit and Systems 1999*, Florida, USA, pp. 589-592, June 1999.
- [4] Chi-Wa Lo and H. Luong, "A 1.5-V 900-MHz Monolithic CMOS Fast-Switching Frequency Synthesizer for Wireless Applications", *Symposium on VLSI Circuits 2000*, Hawaii, USA, June 2000, to appear.
- [5] J. A. Macedo and M. A. Copeland, "A 1.9 GHz Silicon Receiver With Monolithic Image Filtering", *IEEE Journal of Solid-State Circuits*, Vol. 33, No. 3, pp 378 - 386, March 1998.
- [6] H. Samavati, H. R. Rategh, T. H. Lee, "A 12.4 mW CMOS front-end for a 5 GHz wireless-LAN receiver", *Symposium on VLSI Circuits*, Appl. Phys. 1999, pp.87-90. Tokyo, Japan.